EE 330 Lecture 39

Digital Circuits

Ratio Logic
Other MOS Logic Families
Propagation Delay – basic characterization
Device Sizing (Inverter and multiple-input gates)


Exam Schedule

Exam 1 Friday Sept 24

Exam 2 Friday Oct 22

Exam 3 Friday Nov 19


Final Tues Dec 14 12:00 p.m.




As a courtesy to fellow classmates, TAs, and the instructor

Wearing of masks during lectures and in the laboratories for this course would be appreciated irrespective of vaccination status


Review from last lecture
Inverter Transfer Characteristics of Inverter Pair for THIS Logic Family





$$V_H = V_{DD}$$
 and $V_L = 0$


Note this is independent of device sizing for THIS logic family !!



Review from last lecture

Transfer characteristics of the static CMOS inverter

(Neglect λ effects)



From Case 3 analysis:

$$V_{_{IN}} = \frac{\left(V_{_{Tn}}\right) + \left(V_{_{DD}} + V_{_{Tp}}\right) \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}{1 + \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}}$$

Review from last lecture


How should M₁ and M₂ be sized?


One popular sizing strategy:

1. Pick W₁=W_{MIN} to minimize area of

 M_1

Pick W, to set trip-point at V_{DD}/2 Observe Case 3 provides expression for V_{TRIP}





Summary:
$$V_{TRIP} = \frac{V_{DD}}{2}$$
 sizing strategy

$$L_1=L_2=L_{min}$$

$$W_1 = W_{MIN}$$

$$W_2 = \frac{\mu_n}{\mu_n} W_{MIN} \simeq 3W_{MIN}$$

(dependent upon assumption $V_{Tp} = -V_{Tn}$)

Other sizing strategies will be discussed later!


Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators


done partial

General Logic Family





Compound Gate in CMOS Process

p-channel PUN n-channel PDN $V_H=V_{DD}$, $V_L=0V$ (same as for inverter!)




Arbitrary PUN and PDN







Pseudo-NMOS





Depletion Load NMOS







NMOS example








NMOS example




VTH	1
W1/L1	4
W2/L2	1
VDD	5






```
V_H=4V
V_L=0.55V
V_{TRIP}=2V
```



- High and low swings are reduced
- Response time is slow on LH output transitions
- Static Power Dissipation Large when V_{OUT} is low (will size)
- Very economical process

- Termed "ratio logic" (because logic values dependent on device W/L ratios USE UP DOF!)
- May not work for some device sizes (
- Compact layout (no wells!)
- Can use very low cost process
- Available to use in standard CMOS process






 Multiple-input gates require single transistor for each additional input




Still useful if many inputs are required
 (will be shown that static power does not increase with k)






k-input NAND



- High and low swings are reduced
- Response time is slow on LH output transitions
- Static Power Dissipation Large when V_{OUT} is low
- Multiple-input gates require single transistor for each additional input
- Termed "ratio" logic
- Available to use in standard CMOS process





Static Power Discipation

Depletion Load NMOS






Very economical process




- Termed "ratio" logic
- Compact layout (no wells!)
- Response time slow on L-H output transitions
- Dominant MOS logic until about 1985
- Depletion device not available in most processes today






- Device sizing critical for ever basic operation
- Shallow slope at V_{TRIP}



basic operation (DOF)Shallow slope at V_{TRIP}




Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators

done partial

Static Power Dissipation in Static CMOS Family




When V_{IN} is Low and V_{OUT} is High, M_1 is off and $I_{D1}=0$

When V_{IN} is High and V_{OUT} is Low, M_2 is off and $I_{D2}=0$

Thus, P_{STATIC}=0


This is a key property of the static CMOS Logic Family → the major reason Static CMOS Logic is so dominant



It can be shown that this zero static power dissipation property can be preserved if the PUN is comprised of p-channel devices, the PDN is comprised of n-channel devices and they are never both driven into the conducting states at the same time

Static Power Dissipation in Ratio Logic Families

Example:



Assume V_{DD} =5V V_{T} =1V, μC_{OX} =10⁻⁴A/V², W_{1}/L_{1} =1 and M_{2} sized so that V_{L} is close to V_{Tn}

Observe:

$$V_H = V_{DD} - V_{Tn}$$

If
$$V_{IN}=V_H$$
, $V_{OUT}=V_L$ so


$${\bf I_{D1}} = \frac{\mu C_{OX} W_1}{L_1} \! \left(V_{GS1} \! - \! V_T - \! \frac{V_{DS1}}{2} \right) \! V_{DS1}$$

$$I_{D1} = 10^{-4} \left(5 - 1 - 1 - \frac{1}{2} \right) \cdot 1 = 0.25 \text{mA}$$

$$P_L = (5V)(0.25mA) = 1.25mW$$

Static Power Dissipation in Ratio Logic Families

Example:




Assume V_{DD} =5V V_{T} =1V, μC_{OX} =10⁻⁴A/V², W_{1}/L_{1} =1 and M_{2} sized so that V_{L} is close to V_{Tn}

 $P_L = (5V)(0.25mA) = 1.25mW$

If a circuit has 100,000 gates and half of them are in the $V_{OUT}=V_L$ state, the static power dissipation will be

Static Power Dissipation in Ratio Logic Families

Example:



Assume V_{DD} =5V V_{T} =1V, μC_{OX} =10⁻⁴A/V², W_{1}/L_{1} =1 and M_{2} sized so that V_{1} is close to V_{Tn}

$$P_L = (5V)(0.25mA) = 1.25mW$$

If a circuit has 100,000 gates and half of them are in the $V_{OUT}=V_L$ state, the static power dissipation will be

$$P_{STATIC} = \frac{1}{2}10^5 \bullet 1.25mW = 62.5W$$

This power dissipation is way too high and would be even larger in circuits with 100 million or more gates – the level of integration common in SoC circuits today


Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators


done partial

(Review from earlier discussions)




Switch-level model of Static CMOS inverter (neglecting diffusion parasitics)

(Review from earlier discussions)



Switch-level model of Static CMOS inverter (neglecting diffusion parasitics)



 V_{OUT}

$$\boldsymbol{I}_{\!\scriptscriptstyle D} \cong \frac{\mu \boldsymbol{C}_{ox} \boldsymbol{W}}{L} \! \left(\boldsymbol{V}_{\!\scriptscriptstyle \boldsymbol{GS}} \! - \! \boldsymbol{V}_{\!\scriptscriptstyle \boldsymbol{T}} \! - \! \frac{\boldsymbol{V}_{\scriptscriptstyle \boldsymbol{DS}}}{2} \right) \! \boldsymbol{V}_{\!\scriptscriptstyle \boldsymbol{DS}} \cong \frac{\mu \boldsymbol{C}_{ox} \boldsymbol{W}}{L} \! \left(\boldsymbol{V}_{\!\scriptscriptstyle \boldsymbol{GS}} \! - \! \boldsymbol{V}_{\!\scriptscriptstyle \boldsymbol{T}} \right) \! \boldsymbol{V}_{\!\scriptscriptstyle \boldsymbol{DS}}$$


$$R_{PD} = \frac{V_{DS}}{I_{D}} = \frac{L_{1}}{\mu_{n}C_{OX}W_{1}(V_{DD} - V_{Tn})}$$

$$R_{PU} = \frac{V_{DS}}{I_{D}} = \frac{L_{2}}{\mu_{p}C_{OX}W_{2}(V_{DD} + V_{Tp})}$$

$$C_{IN} = C_{OX}(W_{1}L_{1} + W_{2}L_{2})$$

$$\mathbf{C}_{\mathsf{IN}} = \mathbf{C}_{\mathsf{OX}} ig(\mathbf{W}_{\!\mathsf{1}} \mathbf{L}_{\!\mathsf{1}} + \mathbf{W}_{\!\mathsf{2}} \mathbf{L}_{\!\mathsf{2}} ig)$$

(Review from earlier discussions)



$$\boldsymbol{R}_{PD} = \frac{\boldsymbol{L}_{1}}{\boldsymbol{\mu}_{n}\boldsymbol{C}_{OX}\boldsymbol{W}_{1}(\boldsymbol{V}_{DD} - \boldsymbol{V}_{Tn})}$$

$$\boldsymbol{R}_{PU} = \frac{\boldsymbol{L}_2}{\boldsymbol{\mu}_{p}\boldsymbol{C}_{OX}\boldsymbol{W}_{2}\big(\boldsymbol{V}_{DD} + \boldsymbol{V}_{Tp}\big)}$$

$$\mathbf{C}_{\mathsf{IN}} = \mathbf{C}_{\mathsf{OX}} \big(\mathbf{W}_{\mathsf{1}} \mathbf{L}_{\mathsf{1}} + \mathbf{W}_{\mathsf{2}} \mathbf{L}_{\mathsf{2}} \big)$$

Example: Minimum-sized M₁ and M₂


 $\begin{array}{l} \text{If } u_{n}C_{OX} = 100 \mu \text{AV}^{-2}, \ C_{OX} = 4 \text{ fF}\mu^{-2}, \ V_{Tn} = V_{DD}/5, \ V_{TP} = -V_{DD}/5, \ \mu_{n}/\mu_{p} = 3, \ L_{1} = W_{1} = L_{MIN}, \ L_{2} = W_{2} = L_{MIN}, \ L_{MIN} = 0.5 \mu \text{ and } V_{DD} = 5 V \end{array} \\ \begin{array}{l} \text{(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)} \end{array}$


$$R_{PD} = \frac{1}{10^{-4} \cdot 0.8 V_{DD}} = 2.5 \text{K}\Omega$$

$$C_{IN} = 4 \cdot 10^{-15} \cdot 2 L_{MIN}^2 = 2 \text{F}$$

$$R_{PU} = \frac{1}{10^{-4} \cdot \frac{1}{2} \cdot 0.8 V_{DD}} = 7.5 \text{K}\Omega$$

(Review from earlier discussions)






In typical process with Minimum-sized M_1 and M_2 :

$$R_{PD} \cong 2.5 K\Omega$$


$$R_{PU} \cong 3R_{PD} = 7.5K\Omega$$

$$C_{IN} \cong 2fF$$

(Review from earlier discussions)



In typical process with Minimum-sized M₁ and M₂:




How long does it take for a signal to propagate from x to y?

(Review from earlier discussions)

Consider: For HL output transition, C_L charged to V_{DD} Ideally: V_{DD} t=0 V_{OUT} V_{DD} t=0


(Review from earlier discussions)

For HL output transition, C_L charged to V_{DD}




What is the transition time t_{HL} ?


(Review from earlier discussions)



(Review from earlier discussions)








$$\boldsymbol{t}_{1} = \boldsymbol{R}_{PD}\boldsymbol{C}_{L}$$


If V_{TRIP} is close to $V_{DD}/2$, t_{HL} is close to t_1

(Review from earlier discussions)



For V_{TRIP} close to $V_{DD}/2$

(Review from earlier discussions)



(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)

Note: LH transition is much slower than HL transition

Defn: The Propagation Delay of a gate is defined to be the sum of t_{HL} and t_{LH} , that is, $t_{PROP} = t_{HL} + t_{LH}$

$$t_{PROP} = t_{HL} + t_{LH} \cong C_L (R_{PU} + R_{PD})$$

Propagation delay represents a fundamental limit on the speed a gate can be clocked at

For basic two-inverter cascade in static 0.5um CMOS logic

X
$$t_{PROP} = t_{HL} + t_{LH} \cong 20p \text{ sec}$$

$$t_{PROP} = t_{HL} + t_{LH} \cong C_L (R_{PU} + R_{PD})$$

$$\begin{split} R_{PD} = & \frac{L_{1}}{\mu_{n} C_{ox} W_{1} (V_{DD} - V_{Tn})} \qquad R_{PU} = \frac{L_{2}}{\mu_{p} C_{ox} W_{2} (V_{DD} + V_{Tp})} \qquad \qquad C_{IN} = C_{OX} \big(W_{1} L_{1} + W_{2} L_{2} \big) \\ If \ V_{Tn} = -V_{Tp} = V_{T} \end{split}$$

$$t_{PROP} = C_{OX}(W_{1}L_{1} + W_{2}L_{2}) \left(\frac{L_{1}}{\mu_{n}C_{OX}W_{1}(V_{DD} - V_{T})} + \frac{L_{2}}{\mu_{p}C_{OX}W_{2}(V_{DD} - V_{T})} \right)$$

If
$$L_{2} = L_{1} = L_{\min}$$
, $\mu_{n} = 3\mu_{p}$,

$$t_{PROP} = \frac{L_{\min}^2}{\mu_{\scriptscriptstyle n}(V_{\scriptscriptstyle DD} - V_{\scriptscriptstyle T})} (W_{\scriptscriptstyle 1} + W_{\scriptscriptstyle 2}) \left(\frac{1}{W_{\scriptscriptstyle 1}} + \frac{3}{W_{\scriptscriptstyle 2}} \right) = \frac{L_{\min}^2}{\mu_{\scriptscriptstyle n}(V_{\scriptscriptstyle DD} - V_{\scriptscriptstyle T})} (4 + \frac{W_{\scriptscriptstyle 2}}{W_{\scriptscriptstyle 1}} + 3\frac{W_{\scriptscriptstyle 1}}{W_{\scriptscriptstyle 2}})$$

Note speed is a function of device sizing!

Can t_{PROP} be minimized?

For
$$L_2 = L_1 = L_{\min}$$
, $\mu_n = 3\mu_p$,

$$t_{PROP} = \frac{L_{\min}^2}{\mu_n (V_{DD} - V_T)} (4 + \frac{W_2}{W_1} + 3\frac{W_1}{W_2})$$

Can t_{PROP} be minimized?

Assume W₁=W_{MIN}

$$\begin{split} \frac{\partial t_{\text{PROP}}}{\partial W_2} = & \left[\frac{L_{\text{min}}^2}{\mu_n \left(V_{\text{DD}} - V_{\text{TH}} \right)} \right] \left[\frac{1}{W_{\text{MIN}}} - 3 \frac{W_{\text{MIN}}}{W_2^2} \right] = 0 \\ \frac{1}{W_{\text{MIN}}} - 3 \frac{W_{\text{MIN}}}{W_2^2} = 0 \end{split}$$

$$W_{2} = \sqrt{3}W_{MIN}$$

$$t_{PROP} = \frac{L_{min}^{2}}{\mu_{n}(V_{DD} - V_{T})}(4 + 2\sqrt{3}) \cong \frac{L_{min}^{2}}{\mu_{n}(V_{DD} - V_{T})}(7.5)$$

$$t_{PROP} = t_{HL} + t_{LH} \cong C_L (R_{PU} + R_{PD})$$

$$R_{PD} = \frac{L_1}{\mu_n C_{OX} W_1 (V_{DD} - V_{Tn})} \qquad R_{PU} = \frac{L_2}{\mu_p C_{OX} W_2 (V_{DD} + V_{Tp})} \qquad \qquad C_{IN} = C_{OX} (W_1 L_1 + W_2 L_2)$$

If
$$V_{Tn} = -V_{Tp} = V_T$$

 $t_{PROP} = C_{OX}(W_1L_1 + W_2L_2) \left(\frac{L_1}{\mu_n C_{OX} W_1(V_{DD} - V_T)} + \frac{L_2}{\mu_p C_{OX} W_2(V_{DD} - V_T)} \right)$


If
$$L_{2} = L_{1} = L_{\min}$$
, $\mu_{n} = 3\mu_{n}$,

$$t_{PROP} = \frac{L_{min}^{2}}{\mu_{n}(V_{DD} - V_{T})} (W_{1} + W_{2}) \left(\frac{1}{W_{1}} + \frac{3}{W_{2}}\right) = \frac{L_{min}^{2}}{\mu_{n}(V_{DD} - V_{T})} (4 + \frac{W_{2}}{W_{1}} + 3\frac{W_{1}}{W_{2}})$$

For min size: For equal rise/fall: For min delay:


$$\begin{aligned} W_{2} &= W_{1} = W_{min} & W_{2} &= 3W_{1} & W_{2} &= \sqrt{3}W_{1} \\ t_{PROP} &= \frac{8L_{min}^{2}}{\mu_{1}\left(V_{PR} - V_{T}\right)} & t_{PROP} &= \frac{8L_{min}^{2}}{\mu_{1}\left(V_{PR} - V_{T}\right)} & t_{PROP} &= \frac{(4 + 2\sqrt{3})L_{min}^{2}}{\mu_{1}\left(V_{PR} - V_{T}\right)} \end{aligned}$$

Propagation Delay About the Same for 3 Sizing Strategies



The propagation delay through k levels of logic is approximately the sum of the individual propagation delays in the same path

Example:




$$t_{HL} = t_{HL4} + t_{LH3} + t_{HL2} + t_{LH1}$$

$$t_{LH} = t_{LH4} + t_{HL3} + t_{LH2} + t_{HL1}$$

$$t_{PROP} = t_{LH} + t_{HL} = (t_{LH4} + t_{HL3} + t_{LH2} + t_{HL1}) + (t_{HL4} + t_{LH3} + t_{HL2} + t_{LH1})$$

$$t_{PROP} = t_{LH} + t_{HL} = (t_{LH4} + t_{HL4}) + (t_{LH3} + t_{HL3}) + (t_{LH2} + t_{HL2}) + (t_{LH1} + t_{HL1})$$

$$t_{PROP} = t_{PROP4} + t_{PROP3} + t_{PROP2} + t_{PROP1}$$



Propagation through k levels of logic

$$t_{HL} \cong t_{HLk} + t_{LH(k-1)} + t_{HL(k-2)} + \cdots + t_{XY1}$$

$$t_{LH} \cong t_{LHk} + t_{HL(k-1)} + t_{LH(k-2)} + \cdots + t_{YX1}$$

where X=H and Y=L if k odd and X=L and Y=h if k even

$$t_{PROP} = \sum_{i=1}^{k} t_{PROPk}$$

Will return to propagation delay after we discuss device sizing

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators

done partial

Observation:

 $|V_{Tp}| \approx V_{Tn} \approx V_{DD}/5$ in many processes

Question:










Why is $|V_{Tp}| \approx V_{Tn} \approx V_{DD}/5$ in many processes ?















 A_1 M_{21} A_2 M_{2k} M_{2k} M_{2k} M_{2k} M_{2k} M_{1k}

Strategies?

Degrees of Freedom?

Will consider the inverter first




Degrees of Freedom?

Strategies?


- Since not ratio logic, V_H and V_L are independent of device sizes for this inverter
- With $L_1=L_2=L_{min}$, there are 2 degrees of freedom (W_1 and W_2)

Sizing Strategies

- Minimum Size
- Fixed V_{TRIP}
- Equal rise-fall times (equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance



Assume V_{Tn} =0.2 V_{DD} , V_{Tp} =-0.2 V_{DD} , μ_n/μ_p =3, L_1 = L_2 = L_{min}



Sizing Strategy: minimum sized

$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$


$$\boldsymbol{R}_{PD} = \frac{\boldsymbol{L}_{1}}{\boldsymbol{\mu}_{n}\boldsymbol{C}_{ox}\boldsymbol{W}_{1}(\boldsymbol{V}_{DD} - \boldsymbol{V}_{Tn})}$$

$$\boldsymbol{R}_{PU} = \frac{\boldsymbol{L}_2}{\boldsymbol{\mu}_{\!\scriptscriptstyle D} \boldsymbol{C}_{\!\scriptscriptstyle OX} \boldsymbol{W}_{\!\scriptscriptstyle 2} \! \left(\boldsymbol{V}_{\!\scriptscriptstyle DD} + \boldsymbol{V}_{\!\scriptscriptstyle TD} \right)}$$

$$\boldsymbol{C}_{\text{IN}} = \boldsymbol{C}_{\text{OX}} \big(\boldsymbol{W}_{\!1} \boldsymbol{L}_{\!1} + \boldsymbol{W}_{\!2} \boldsymbol{L}_{\!2} \big)$$

Assume $V_{Tn}=0.2V_{DD}$, $V_{Tp}=-0.2V_{DD}$, $\mu_n/\mu_p=3$, $L_1=L_2=L_{min}$

Sizing Strategy: minimum sized



$$V_{\text{TRIP}} = \frac{\left(V_{\text{Tn}}\right) + \left(V_{\text{DD}} + V_{\text{Tp}}\right) \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}}}{1 + \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}}}$$

$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$

$$W_1 = W_2 = W_{MIN}$$

also provides minimum input capacitance It follows that $R_{PU} = \mu_n/\mu_p R_{PD}$

$$t_{HL}=R_{PD}C_{L}$$

$$t_{LH}=3 R_{PD}C_{L}$$

t_{LH} is longer than t_{HL}


$$t_{PROP} = 4R_{PD}C_{L}$$

$$V_{\text{TRIP}} = \frac{\left(V_{\text{Tn}}\right) + \left(V_{\text{DD}} + V_{\text{Tp}}\right) \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}}{1 + \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}} \qquad V_{\text{TRIP}} = \frac{\left(0.2 V_{\text{DD}}\right) + \left(V_{\text{DD}} - 0.2 V_{\text{DD}}\right) \sqrt{\frac{1}{3}}}{1 + \sqrt{\frac{1}{3}}} = .42 V_{\text{DD}}$$

Assume $V_{Tn}=0.2V_{DD}$, $V_{Tp}=-0.2V_{DD}$, $\mu_n/\mu_p=3$, $L_1=L_2=L_{min}$

Sizing strategy: Equal (worst case) rise and fall times

$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$




$$R_{PD} = \frac{L_{min}}{\mu_n C_{OX} W_1 \big(0.8 V_{DD}\big)}$$

$$R_{PU} = \frac{L_{min}}{3\mu_n C_{OX} W_2 (0.8 V_{DD})}$$

Assume $V_{Tn}=0.2V_{DD}$, $V_{Tp}=-0.2V_{DD}$, $\mu_n/\mu_p=3$, $L_1=L_2=L_{min}$

Sizing strategy: Equal (worst case) rise and fall times



$$\frac{t_{LH}}{t_{HL}} = 1 = \frac{R_{PU}C_{IN}}{R_{PD}C_{IN}} \implies R_{PU} = R_{PD}$$

$$\frac{L_{1}}{u_{n}C_{OX}W_{1}(V_{DD}-V_{Tn})} = \frac{L_{2}}{u_{p}C_{OX}W_{2}(V_{DD}+V_{Tp})}$$


$$\frac{W_2}{W_1}\!=\!\frac{\mu_n}{\mu_p}\!\cong\!3$$

What about the second degree of freedom?

$$W_1=W_{MIN}$$
 (could be something else) $V_{TRIP}=?$

$$V_{TRIP}=?$$


Assume $V_{Tn}=0.2V_{DD}$, $V_{Tp}=-0.2V_{DD}$, $\mu_n/\mu_p=3$, $L_1=L_2=L_{min}$



For a fixed C_L, how does t_{prop} compare for the minimum-sizing compared to equal rise/fall sizing?


Assume V_{Tn} =0.2 V_{DD} , V_{Tp} =-0.2 V_{DD} , μ_n/μ_p =3, L_1 = L_2 = L_{min}

Sizing strategy: Fixed $V_{TRIP} = V_{DD}/2$ (Could have other V_{TRIP})



$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$

Assume $V_{Tn}=0.2V_{DD}$, $V_{Tp}=-0.2V_{DD}$, $\mu_n/\mu_p=3$, $L_1=L_2=L_{min}$



Sizing strategy: Fixed
$$V_{TRIP} = V_{DD}/2$$

$$V_{n} = ?, \quad V_{p} = ?, \quad V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$

$$V_{TRIP} = V_{DD}/2$$

$$V_{TRIP} = \frac{(.2V_{DD}) + (V_{DD} - .2V_{DD}) \sqrt{\frac{\mu_{p}}{\mu_{n}} \frac{W_{2}}{W_{1}} \frac{L_{1}}{L_{2}}}}{1 + \sqrt{\frac{\mu_{p}}{\mu_{n}} \frac{W_{2}}{W_{1}} \frac{L_{1}}{L_{2}}}} = \frac{V_{DD}}{2}$$
Solving, obtain


Solving, obtain

$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p}$$

$$W_n = W_{MIN}, W_p = 3W_{MIN}$$

- This is the same sizing as was obtained for equal worst-case rise and fall times so $t_{HL}=t_{LH}=R_{pd}C_{L}$
- This is no coincidence !!! Why?
- These properties guide the definition of the process parameters provided by the foundry

Assume V_{Tn} =0.2 V_{DD} , V_{Tp} =-0.2 V_{DD} , μ_n/μ_p =3, L_1 = L_2 = L_{min}




Sizing Strategies

- Minimum Size
- Fixed V_{TRIP} $(V_{TRIP}=V_{DD}/2)$
- Equal rise-fall times (equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance

Assume $V_{Tn}=0.2V_{DD}$, $V_{Tp}=-0.2V_{DD}$, $\mu_n/\mu_p=3$, $L_1=L_2=L_{min}$

Sizing Strategy Summary



			_
	Minimum Size	$V_{TRIP}=V_{DD}/2$	Equal Rise/Fall
Size	$W_n=W_p=W_{min}$ $L_p=L_n=L_{min}$	$W_n=W_{min}$ $W_p=3W_{min}$ $L_p=L_n=L_{min}$	$W_n=W_{min}$ $W_{p=}3W_{min}$ $L_p=L_n=L_{min}$
t _{HL}	$R_{pd}C_L$	$R_{pd}C_L$	$R_{pd}C_L$
t _{LH}	$3R_{pd}C_L$	$R_{pd}C_L$	$R_{pd}C_L$
t _{PROP}	$4R_{pd}C_{L}$	$2R_{pd}C_L$ ($2R_{pd}C_{L}$
V_{trip}	$V_{TRIP}=0.42V_{DD}$	$V_{TRIP}=0.5V_{DD}$	$V_{TRIP}=0.5V_{DD}$

- For a fixed load C_L , the minimum-sized structure has a higher t_{PROP} but if the load is another inverter, C_L will also change so the speed improvements become less apparent
- This will be investigated later

Question:



Why is |V_{Tp}| ≈V_{Tn}≈V_{DD}/5 in many processes?





Stay Safe and Stay Healthy!

End of Lecture 39